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I. Project Objectives
• To investigate the addition of a fluorine implant to enhance
the activation of boron in transistor source/drain regions
during low temperature activation
• To develop a process that results in low resistance
source/drain and is compatible with self-aligned CMOS thin
film transistors

II. Motivation
• Thin film transistors (TFTs)
are used in the backplanes of
LED and OLED displays
• Currently, most TFTs are
made of amorphous silicon
(aSi:H)
• These devices are limited to
NMOS, and have electron
mobility less than 1 cm2/Vs
• Next generation displays
require TFTs made from
higher mobility materials
• Devices fabricated using flash
lamp annealed polysilicon
(FLAPS) are CMOS, high
mobility, scalable, and
compatible with existing
manufacturing
• CMOS TFTs allow for
incorporation of external
control circuitry to be
incorporated onto display
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• Devices were fabricated using
a previously developed
FLAPS TFT process
• Source/drain implant was
performed after FLA; fluorine
followed by boron
• Fluorine dose of 1x1015 and
5x1015 cm-2 were chosen
• Fluorine has shown to
increase boron activation at
low temperature (600°C) in
crystalline silicon[4]
• Fabrication flow compatible
with self-aligned devices
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• Device characteristics change
consistently depending on
location on wafer
• Most likely cause is variation
in crystallinity due to nonuniform exposure condition
• Direct comparison between
treatments is difficult
• Improved system control can
mitigate this issue
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VII. Conclusions

V. Results
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Carrier mobility requirements for
different display configurations[2]
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III. Overview of Flash Lamp Annealing
• Heated sample is exposed to a
pulse of light from broadspectrum Xe flashbulbs
• Si film absorbs light, rapidly
heating and melting
• Glass substrate does not
absorb light, staying below its
thermal limit
• Si solidifies resulting in a
polycrystalline film
• This flash lamp system is
scalable allowing larger
displays to be fabricated

VI. Location Dependence

IV. Device Fabrication

Illustration of FLA setup[3]

• High fluorine dose devices
have increased current
• DIBL like effect occurring
with the increase of fluorine
• These results suggest
increased conductivity and
decreased gate control
• SRIM simulations suggest
fluorine penetration into
channel region
• F+ associated defects may
be responsible
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• Van der Pauw measurements inconsistent with transistor
performance due to differences in the influence of grain boundaries
• Direct comparison on impact of fluorine on boron activation
inconclusive due to a portion of the fluorine implant entering the
channel
• Devices with high fluorine dose showed increased current,
indicating a lower source/drain series resistance
• High dose devices have less gate control, high off state leakage and
threshold voltage shift, indicative of a conductive pathway
• Study is currently being replicated with thicker blocking oxide
• Non-uniformity in the exposure window complicates direct device
comparisons and statistical analysis
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